118 lines
3.9 KiB
C
118 lines
3.9 KiB
C
|
/*
|
||
|
|
* iPhone 6s plus - n66 - S8000
|
||
|
|
*
|
||
|
|
* Copyright (c) 2019 Jonathan Afek <jonyafek@me.com>
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
||
|
|
* of this software and associated documentation files (the "Software"), to deal
|
||
|
|
* in the Software without restriction, including without limitation the rights
|
||
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
||
|
|
* copies of the Software, and to permit persons to whom the Software is
|
||
|
|
* furnished to do so, subject to the following conditions:
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice shall be included in
|
||
|
|
* all copies or substantial portions of the Software.
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
||
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
||
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
||
|
|
* THE SOFTWARE.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef HW_ARM_J273_H
|
||
|
|
#define HW_ARM_J273_H
|
||
|
|
|
||
|
|
#include "qemu-common.h"
|
||
|
|
#include "exec/hwaddr.h"
|
||
|
|
#include "hw/boards.h"
|
||
|
|
#include "hw/arm/boot.h"
|
||
|
|
#include "hw/arm/xnu.h"
|
||
|
|
#include "exec/memory.h"
|
||
|
|
#include "cpu.h"
|
||
|
|
#include "sysemu/kvm.h"
|
||
|
|
|
||
|
|
#define MAX_CUSTOM_HOOKS (30)
|
||
|
|
|
||
|
|
#define CUSTOM_HOOKS_GLOBALS_SIZE (0x400)
|
||
|
|
|
||
|
|
#define TYPE_J273 "macos11-j273-a12z"
|
||
|
|
|
||
|
|
#define TYPE_J273_MACHINE MACHINE_TYPE_NAME(TYPE_J273)
|
||
|
|
|
||
|
|
#define J273_MACHINE(obj) \
|
||
|
|
OBJECT_CHECK(J273MachineState, (obj), TYPE_J273_MACHINE)
|
||
|
|
|
||
|
|
#define J273_CPREG_VAR_NAME(name) cpreg_##name
|
||
|
|
#define J273_CPREG_VAR_DEF(name) uint64_t J273_CPREG_VAR_NAME(name)
|
||
|
|
|
||
|
|
typedef struct {
|
||
|
|
MachineClass parent;
|
||
|
|
} J273MachineClass;
|
||
|
|
|
||
|
|
typedef struct {
|
||
|
|
MachineState parent;
|
||
|
|
uint64_t hook_funcs_count;
|
||
|
|
hwaddr extra_data_pa;
|
||
|
|
hwaddr kpc_pa;
|
||
|
|
hwaddr kbootargs_pa;
|
||
|
|
hwaddr uart_mmio_pa;
|
||
|
|
ARMCPU *cpu;
|
||
|
|
KernelTrHookParams hook;
|
||
|
|
KernelTrHookParams hook_funcs[MAX_CUSTOM_HOOKS];
|
||
|
|
struct arm_boot_info bootinfo;
|
||
|
|
char ramdisk_filename[1024];
|
||
|
|
char kernel_filename[1024];
|
||
|
|
char dtb_filename[1024];
|
||
|
|
char hook_funcs_cfg[1024 * 1024];
|
||
|
|
char driver_filename[1024];
|
||
|
|
char qc_file_0_filename[1024];
|
||
|
|
char qc_file_1_filename[1024];
|
||
|
|
char qc_file_log_filename[1024];
|
||
|
|
char kern_args[1024];
|
||
|
|
uint16_t tunnel_port;
|
||
|
|
FileMmioDev ramdisk_file_dev;
|
||
|
|
bool use_ramfb;
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_EHID1);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_EHID10);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_EHID4);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_HID11);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_HID3);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_HID5);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_HID4);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_HID8);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_HID7);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_LSU_ERR_STS);
|
||
|
|
J273_CPREG_VAR_DEF(PMC0);
|
||
|
|
J273_CPREG_VAR_DEF(PMC1);
|
||
|
|
J273_CPREG_VAR_DEF(PMCR1);
|
||
|
|
J273_CPREG_VAR_DEF(PMSR);
|
||
|
|
J273_CPREG_VAR_DEF(L2ACTLR_EL1);
|
||
|
|
/* EL2 REGS */
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_MIGSTS_EL1);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_KERNELKEYLO_EL1);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_KERNELKEYHI_EL1);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_VMSA_LOCK_EL1);
|
||
|
|
J273_CPREG_VAR_DEF(APRR_EL0);
|
||
|
|
J273_CPREG_VAR_DEF(APRR_EL1);
|
||
|
|
J273_CPREG_VAR_DEF(CTRR_LOCK);
|
||
|
|
J273_CPREG_VAR_DEF(CTRR_A_LWR_EL1);
|
||
|
|
J273_CPREG_VAR_DEF(CTRR_A_UPR_EL1);
|
||
|
|
J273_CPREG_VAR_DEF(CTRR_CTL_EL1);
|
||
|
|
J273_CPREG_VAR_DEF(APRR_MASK_EN_EL1);
|
||
|
|
J273_CPREG_VAR_DEF(APRR_MASK_EL0);
|
||
|
|
J273_CPREG_VAR_DEF(ACC_CTRR_A_LWR_EL2);
|
||
|
|
J273_CPREG_VAR_DEF(ACC_CTRR_A_UPR_EL2);
|
||
|
|
J273_CPREG_VAR_DEF(ACC_CTRR_CTL_EL2);
|
||
|
|
J273_CPREG_VAR_DEF(ACC_CTRR_LOCK_EL2);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_CYC_CFG);
|
||
|
|
J273_CPREG_VAR_DEF(ARM64_REG_CYC_OVRD);
|
||
|
|
J273_CPREG_VAR_DEF(IPI_SR);
|
||
|
|
J273_CPREG_VAR_DEF(UPMCR0);
|
||
|
|
J273_CPREG_VAR_DEF(UPMPCM);
|
||
|
|
} J273MachineState;
|
||
|
|
|
||
|
|
#endif
|