151 lines
4.8 KiB
C
151 lines
4.8 KiB
C
|
/*
|
||
|
|
* QEMU PowerPC PowerNV XSCOM bus definitions
|
||
|
|
*
|
||
|
|
* Copyright (c) 2016, IBM Corporation.
|
||
|
|
*
|
||
|
|
* This library is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU Lesser General Public
|
||
|
|
* License as published by the Free Software Foundation; either
|
||
|
|
* version 2 of the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This library is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
||
|
|
* Lesser General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU Lesser General Public
|
||
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef PPC_PNV_XSCOM_H
|
||
|
|
#define PPC_PNV_XSCOM_H
|
||
|
|
|
||
|
|
#include "qom/object.h"
|
||
|
|
|
||
|
|
typedef struct PnvXScomInterface PnvXScomInterface;
|
||
|
|
|
||
|
|
#define TYPE_PNV_XSCOM_INTERFACE "pnv-xscom-interface"
|
||
|
|
#define PNV_XSCOM_INTERFACE(obj) \
|
||
|
|
INTERFACE_CHECK(PnvXScomInterface, (obj), TYPE_PNV_XSCOM_INTERFACE)
|
||
|
|
#define PNV_XSCOM_INTERFACE_CLASS(klass) \
|
||
|
|
OBJECT_CLASS_CHECK(PnvXScomInterfaceClass, (klass), \
|
||
|
|
TYPE_PNV_XSCOM_INTERFACE)
|
||
|
|
#define PNV_XSCOM_INTERFACE_GET_CLASS(obj) \
|
||
|
|
OBJECT_GET_CLASS(PnvXScomInterfaceClass, (obj), TYPE_PNV_XSCOM_INTERFACE)
|
||
|
|
|
||
|
|
typedef struct PnvXScomInterfaceClass {
|
||
|
|
InterfaceClass parent;
|
||
|
|
int (*dt_xscom)(PnvXScomInterface *dev, void *fdt, int offset);
|
||
|
|
} PnvXScomInterfaceClass;
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Layout of the XSCOM PCB addresses of EX core 1 (POWER 8)
|
||
|
|
*
|
||
|
|
* GPIO 0x1100xxxx
|
||
|
|
* SCOM 0x1101xxxx
|
||
|
|
* OHA 0x1102xxxx
|
||
|
|
* CLOCK CTL 0x1103xxxx
|
||
|
|
* FIR 0x1104xxxx
|
||
|
|
* THERM 0x1105xxxx
|
||
|
|
* <reserved> 0x1106xxxx
|
||
|
|
* ..
|
||
|
|
* 0x110Exxxx
|
||
|
|
* PCB SLAVE 0x110Fxxxx
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define PNV_XSCOM_EX_CORE_BASE 0x10000000ull
|
||
|
|
|
||
|
|
#define PNV_XSCOM_EX_BASE(core) \
|
||
|
|
(PNV_XSCOM_EX_CORE_BASE | ((uint64_t)(core) << 24))
|
||
|
|
#define PNV_XSCOM_EX_SIZE 0x100000
|
||
|
|
|
||
|
|
#define PNV_XSCOM_LPC_BASE 0xb0020
|
||
|
|
#define PNV_XSCOM_LPC_SIZE 0x4
|
||
|
|
|
||
|
|
#define PNV_XSCOM_PSIHB_BASE 0x2010900
|
||
|
|
#define PNV_XSCOM_PSIHB_SIZE 0x20
|
||
|
|
|
||
|
|
#define PNV_XSCOM_OCC_BASE 0x0066000
|
||
|
|
#define PNV_XSCOM_OCC_SIZE 0x6000
|
||
|
|
|
||
|
|
#define PNV_XSCOM_PBA_BASE 0x2013f00
|
||
|
|
#define PNV_XSCOM_PBA_SIZE 0x40
|
||
|
|
|
||
|
|
#define PNV_XSCOM_PBCQ_NEST_BASE 0x2012000
|
||
|
|
#define PNV_XSCOM_PBCQ_NEST_SIZE 0x46
|
||
|
|
|
||
|
|
#define PNV_XSCOM_PBCQ_PCI_BASE 0x9012000
|
||
|
|
#define PNV_XSCOM_PBCQ_PCI_SIZE 0x15
|
||
|
|
|
||
|
|
#define PNV_XSCOM_PBCQ_SPCI_BASE 0x9013c00
|
||
|
|
#define PNV_XSCOM_PBCQ_SPCI_SIZE 0x5
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Layout of the XSCOM PCB addresses (POWER 9)
|
||
|
|
*/
|
||
|
|
#define PNV9_XSCOM_EC_BASE(core) \
|
||
|
|
((uint64_t)(((core) & 0x1F) + 0x20) << 24)
|
||
|
|
#define PNV9_XSCOM_EC_SIZE 0x100000
|
||
|
|
|
||
|
|
#define PNV9_XSCOM_EQ_BASE(core) \
|
||
|
|
((uint64_t)(((core) & 0x1C) + 0x40) << 22)
|
||
|
|
#define PNV9_XSCOM_EQ_SIZE 0x100000
|
||
|
|
|
||
|
|
#define PNV9_XSCOM_OCC_BASE PNV_XSCOM_OCC_BASE
|
||
|
|
#define PNV9_XSCOM_OCC_SIZE 0x8000
|
||
|
|
|
||
|
|
#define PNV9_XSCOM_PBA_BASE 0x5012b00
|
||
|
|
#define PNV9_XSCOM_PBA_SIZE 0x40
|
||
|
|
|
||
|
|
#define PNV9_XSCOM_PSIHB_BASE 0x5012900
|
||
|
|
#define PNV9_XSCOM_PSIHB_SIZE 0x100
|
||
|
|
|
||
|
|
#define PNV9_XSCOM_XIVE_BASE 0x5013000
|
||
|
|
#define PNV9_XSCOM_XIVE_SIZE 0x300
|
||
|
|
|
||
|
|
#define PNV9_XSCOM_PEC_NEST_BASE 0x4010c00
|
||
|
|
#define PNV9_XSCOM_PEC_NEST_SIZE 0x100
|
||
|
|
|
||
|
|
#define PNV9_XSCOM_PEC_PCI_BASE 0xd010800
|
||
|
|
#define PNV9_XSCOM_PEC_PCI_SIZE 0x200
|
||
|
|
|
||
|
|
/* XSCOM PCI "pass-through" window to PHB SCOM */
|
||
|
|
#define PNV9_XSCOM_PEC_PCI_STK0 0x100
|
||
|
|
#define PNV9_XSCOM_PEC_PCI_STK1 0x140
|
||
|
|
#define PNV9_XSCOM_PEC_PCI_STK2 0x180
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Layout of the XSCOM PCB addresses (POWER 10)
|
||
|
|
*/
|
||
|
|
#define PNV10_XSCOM_EQ_CHIPLET(core) (0x20 + ((core) >> 2))
|
||
|
|
#define PNV10_XSCOM_EQ(chiplet) ((chiplet) << 24)
|
||
|
|
#define PNV10_XSCOM_EC(proc) \
|
||
|
|
((0x2 << 16) | ((1 << (3 - (proc))) << 12))
|
||
|
|
|
||
|
|
#define PNV10_XSCOM_EQ_BASE(core) \
|
||
|
|
((uint64_t) PNV10_XSCOM_EQ(PNV10_XSCOM_EQ_CHIPLET(core)))
|
||
|
|
#define PNV10_XSCOM_EQ_SIZE 0x100000
|
||
|
|
|
||
|
|
#define PNV10_XSCOM_EC_BASE(core) \
|
||
|
|
((uint64_t) PNV10_XSCOM_EQ_BASE(core) | PNV10_XSCOM_EC(core & 0x3))
|
||
|
|
#define PNV10_XSCOM_EC_SIZE 0x100000
|
||
|
|
|
||
|
|
#define PNV10_XSCOM_PSIHB_BASE 0x3011D00
|
||
|
|
#define PNV10_XSCOM_PSIHB_SIZE 0x100
|
||
|
|
|
||
|
|
void pnv_xscom_realize(PnvChip *chip, uint64_t size, Error **errp);
|
||
|
|
int pnv_dt_xscom(PnvChip *chip, void *fdt, int root_offset,
|
||
|
|
uint64_t xscom_base, uint64_t xscom_size,
|
||
|
|
const char *compat, int compat_size);
|
||
|
|
|
||
|
|
void pnv_xscom_add_subregion(PnvChip *chip, hwaddr offset,
|
||
|
|
MemoryRegion *mr);
|
||
|
|
void pnv_xscom_region_init(MemoryRegion *mr,
|
||
|
|
struct Object *owner,
|
||
|
|
const MemoryRegionOps *ops,
|
||
|
|
void *opaque,
|
||
|
|
const char *name,
|
||
|
|
uint64_t size);
|
||
|
|
|
||
|
|
#endif /* PPC_PNV_XSCOM_H */
|