127 lines
4.7 KiB
C
127 lines
4.7 KiB
C
|
/*
|
||
|
|
* SD Association Host Standard Specification v2.0 controller emulation
|
||
|
|
*
|
||
|
|
* Copyright (c) 2011 Samsung Electronics Co., Ltd.
|
||
|
|
* Mitsyanko Igor <i.mitsyanko@samsung.com>
|
||
|
|
* Peter A.G. Crosthwaite <peter.crosthwaite@petalogix.com>
|
||
|
|
*
|
||
|
|
* Based on MMC controller for Samsung S5PC1xx-based board emulation
|
||
|
|
* by Alexey Merkulov and Vladimir Monakhov.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms of the GNU General Public License as published by the
|
||
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
||
|
|
* option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
||
|
|
* See the GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU _General Public License along
|
||
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef SDHCI_H
|
||
|
|
#define SDHCI_H
|
||
|
|
|
||
|
|
#include "hw/pci/pci.h"
|
||
|
|
#include "hw/sysbus.h"
|
||
|
|
#include "hw/sd/sd.h"
|
||
|
|
|
||
|
|
/* SD/MMC host controller state */
|
||
|
|
typedef struct SDHCIState {
|
||
|
|
/*< private >*/
|
||
|
|
union {
|
||
|
|
PCIDevice pcidev;
|
||
|
|
SysBusDevice busdev;
|
||
|
|
};
|
||
|
|
|
||
|
|
/*< public >*/
|
||
|
|
SDBus sdbus;
|
||
|
|
MemoryRegion iomem;
|
||
|
|
AddressSpace sysbus_dma_as;
|
||
|
|
AddressSpace *dma_as;
|
||
|
|
MemoryRegion *dma_mr;
|
||
|
|
const MemoryRegionOps *io_ops;
|
||
|
|
|
||
|
|
QEMUTimer *insert_timer; /* timer for 'changing' sd card. */
|
||
|
|
QEMUTimer *transfer_timer;
|
||
|
|
qemu_irq irq;
|
||
|
|
|
||
|
|
/* Registers cleared on reset */
|
||
|
|
uint32_t sdmasysad; /* SDMA System Address register */
|
||
|
|
uint16_t blksize; /* Host DMA Buff Boundary and Transfer BlkSize Reg */
|
||
|
|
uint16_t blkcnt; /* Blocks count for current transfer */
|
||
|
|
uint32_t argument; /* Command Argument Register */
|
||
|
|
uint16_t trnmod; /* Transfer Mode Setting Register */
|
||
|
|
uint16_t cmdreg; /* Command Register */
|
||
|
|
uint32_t rspreg[4]; /* Response Registers 0-3 */
|
||
|
|
uint32_t prnsts; /* Present State Register */
|
||
|
|
uint8_t hostctl1; /* Host Control Register */
|
||
|
|
uint8_t pwrcon; /* Power control Register */
|
||
|
|
uint8_t blkgap; /* Block Gap Control Register */
|
||
|
|
uint8_t wakcon; /* WakeUp Control Register */
|
||
|
|
uint16_t clkcon; /* Clock control Register */
|
||
|
|
uint8_t timeoutcon; /* Timeout Control Register */
|
||
|
|
uint8_t admaerr; /* ADMA Error Status Register */
|
||
|
|
uint16_t norintsts; /* Normal Interrupt Status Register */
|
||
|
|
uint16_t errintsts; /* Error Interrupt Status Register */
|
||
|
|
uint16_t norintstsen; /* Normal Interrupt Status Enable Register */
|
||
|
|
uint16_t errintstsen; /* Error Interrupt Status Enable Register */
|
||
|
|
uint16_t norintsigen; /* Normal Interrupt Signal Enable Register */
|
||
|
|
uint16_t errintsigen; /* Error Interrupt Signal Enable Register */
|
||
|
|
uint16_t acmd12errsts; /* Auto CMD12 error status register */
|
||
|
|
uint16_t hostctl2; /* Host Control 2 */
|
||
|
|
uint64_t admasysaddr; /* ADMA System Address Register */
|
||
|
|
uint16_t vendor_spec; /* Vendor specific register */
|
||
|
|
|
||
|
|
/* Read-only registers */
|
||
|
|
uint64_t capareg; /* Capabilities Register */
|
||
|
|
uint64_t maxcurr; /* Maximum Current Capabilities Register */
|
||
|
|
uint16_t version; /* Host Controller Version Register */
|
||
|
|
|
||
|
|
uint8_t *fifo_buffer; /* SD host i/o FIFO buffer */
|
||
|
|
uint32_t buf_maxsz;
|
||
|
|
uint16_t data_count; /* current element in FIFO buffer */
|
||
|
|
uint8_t stopped_state;/* Current SDHC state */
|
||
|
|
bool pending_insert_state;
|
||
|
|
/* Buffer Data Port Register - virtual access point to R and W buffers */
|
||
|
|
/* Software Reset Register - always reads as 0 */
|
||
|
|
/* Force Event Auto CMD12 Error Interrupt Reg - write only */
|
||
|
|
/* Force Event Error Interrupt Register- write only */
|
||
|
|
/* RO Host Controller Version Register always reads as 0x2401 */
|
||
|
|
|
||
|
|
/* Configurable properties */
|
||
|
|
bool pending_insert_quirk; /* Quirk for Raspberry Pi card insert int */
|
||
|
|
uint32_t quirks;
|
||
|
|
uint8_t sd_spec_version;
|
||
|
|
uint8_t uhs_mode;
|
||
|
|
uint8_t vendor; /* For vendor specific functionality */
|
||
|
|
} SDHCIState;
|
||
|
|
|
||
|
|
#define SDHCI_VENDOR_NONE 0
|
||
|
|
#define SDHCI_VENDOR_IMX 1
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Controller does not provide transfer-complete interrupt when not
|
||
|
|
* busy.
|
||
|
|
*
|
||
|
|
* NOTE: This definition is taken out of Linux kernel and so the
|
||
|
|
* original bit number is preserved
|
||
|
|
*/
|
||
|
|
#define SDHCI_QUIRK_NO_BUSY_IRQ BIT(14)
|
||
|
|
|
||
|
|
#define TYPE_PCI_SDHCI "sdhci-pci"
|
||
|
|
#define PCI_SDHCI(obj) OBJECT_CHECK(SDHCIState, (obj), TYPE_PCI_SDHCI)
|
||
|
|
|
||
|
|
#define TYPE_SYSBUS_SDHCI "generic-sdhci"
|
||
|
|
#define SYSBUS_SDHCI(obj) \
|
||
|
|
OBJECT_CHECK(SDHCIState, (obj), TYPE_SYSBUS_SDHCI)
|
||
|
|
|
||
|
|
#define TYPE_IMX_USDHC "imx-usdhc"
|
||
|
|
|
||
|
|
#define TYPE_S3C_SDHCI "s3c-sdhci"
|
||
|
|
|
||
|
|
#endif /* SDHCI_H */
|