41 lines
817 B
C
41 lines
817 B
C
|
/** @file
|
||
|
OVMF Platform definitions
|
||
|
|
||
|
Copyright (C) 2015, Red Hat, Inc.
|
||
|
Copyright (c) 2014, Gabriel L. Somlo <somlo@cmu.edu>
|
||
|
|
||
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
||
|
**/
|
||
|
|
||
|
#ifndef __OVMF_PLATFORMS_H__
|
||
|
#define __OVMF_PLATFORMS_H__
|
||
|
|
||
|
#include <Library/PciLib.h>
|
||
|
#include <IndustryStandard/Pci22.h>
|
||
|
#include <IndustryStandard/Q35MchIch9.h>
|
||
|
#include <IndustryStandard/I440FxPiix4.h>
|
||
|
|
||
|
//
|
||
|
// OVMF Host Bridge DID Address
|
||
|
//
|
||
|
#define OVMF_HOSTBRIDGE_DID \
|
||
|
PCI_LIB_ADDRESS (0, 0, 0, PCI_DEVICE_ID_OFFSET)
|
||
|
|
||
|
//
|
||
|
// Values we program into the PM base address registers
|
||
|
//
|
||
|
#define PIIX4_PMBA_VALUE 0xB000
|
||
|
#define ICH9_PMBASE_VALUE 0x0600
|
||
|
|
||
|
//
|
||
|
// Common bits in same-purpose registers
|
||
|
//
|
||
|
#define PMBA_RTE BIT0
|
||
|
|
||
|
//
|
||
|
// Common IO ports relative to the Power Management Base Address
|
||
|
//
|
||
|
#define ACPI_TIMER_OFFSET 0x8
|
||
|
|
||
|
#endif
|