782 lines
19 KiB
Text
782 lines
19 KiB
Text
|
// SPDX-License-Identifier: GPL-2.0+
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2017 Fuzhou Rockchip Electronics Co., Ltd.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <dt-bindings/gpio/gpio.h>
|
||
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
||
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||
|
|
#include <dt-bindings/pinctrl/rockchip.h>
|
||
|
|
#include <dt-bindings/clock/rk3228-cru.h>
|
||
|
|
#include <dt-bindings/thermal/thermal.h>
|
||
|
|
|
||
|
|
/ {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
|
||
|
|
interrupt-parent = <&gic>;
|
||
|
|
|
||
|
|
aliases {
|
||
|
|
serial0 = &uart0;
|
||
|
|
serial1 = &uart1;
|
||
|
|
serial2 = &uart2;
|
||
|
|
mmc0 = &emmc;
|
||
|
|
mmc1 = &sdmmc;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpus {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
|
||
|
|
cpu0: cpu@f00 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a7";
|
||
|
|
reg = <0xf00>;
|
||
|
|
resets = <&cru SRST_CORE0>;
|
||
|
|
operating-points = <
|
||
|
|
/* KHz uV */
|
||
|
|
816000 1000000
|
||
|
|
>;
|
||
|
|
#cooling-cells = <2>; /* min followed by max */
|
||
|
|
clock-latency = <40000>;
|
||
|
|
clocks = <&cru ARMCLK>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu1: cpu@f01 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a7";
|
||
|
|
reg = <0xf01>;
|
||
|
|
resets = <&cru SRST_CORE1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu2: cpu@f02 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a7";
|
||
|
|
reg = <0xf02>;
|
||
|
|
resets = <&cru SRST_CORE2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu3: cpu@f03 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a7";
|
||
|
|
reg = <0xf03>;
|
||
|
|
resets = <&cru SRST_CORE3>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
amba {
|
||
|
|
compatible = "simple-bus";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges;
|
||
|
|
|
||
|
|
pdma: pdma@110f0000 {
|
||
|
|
compatible = "arm,pl330", "arm,primecell";
|
||
|
|
reg = <0x110f0000 0x4000>;
|
||
|
|
interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
#dma-cells = <1>;
|
||
|
|
clocks = <&cru ACLK_DMAC>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
arm-pmu {
|
||
|
|
compatible = "arm,cortex-a7-pmu";
|
||
|
|
interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
|
||
|
|
};
|
||
|
|
|
||
|
|
timer {
|
||
|
|
compatible = "arm,armv7-timer";
|
||
|
|
arm,cpu-registers-not-fw-configured;
|
||
|
|
interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
|
||
|
|
<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
|
||
|
|
<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
|
||
|
|
<GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
|
||
|
|
clock-frequency = <24000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
xin24m: oscillator {
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
clock-frequency = <24000000>;
|
||
|
|
clock-output-names = "xin24m";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
bus_intmem@10080000 {
|
||
|
|
compatible = "mmio-sram";
|
||
|
|
reg = <0x10080000 0x9000>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0 0x10080000 0x9000>;
|
||
|
|
smp-sram@0 {
|
||
|
|
compatible = "rockchip,rk322x-smp-sram";
|
||
|
|
reg = <0x00 0x10>;
|
||
|
|
};
|
||
|
|
ddr_sram: ddr-sram@1000 {
|
||
|
|
compatible = "rockchip,rk322x-ddr-sram";
|
||
|
|
reg = <0x1000 0x8000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
i2s1: i2s1@100b0000 {
|
||
|
|
compatible = "rockchip,rk3228-i2s", "rockchip,rk3066-i2s";
|
||
|
|
reg = <0x100b0000 0x4000>;
|
||
|
|
interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
clock-names = "i2s_clk", "i2s_hclk";
|
||
|
|
clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
|
||
|
|
dmas = <&pdma 14>, <&pdma 15>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&i2s1_bus>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
i2s0: i2s0@100c0000 {
|
||
|
|
compatible = "rockchip,rk3228-i2s", "rockchip,rk3066-i2s";
|
||
|
|
reg = <0x100c0000 0x4000>;
|
||
|
|
interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
clock-names = "i2s_clk", "i2s_hclk";
|
||
|
|
clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;
|
||
|
|
dmas = <&pdma 11>, <&pdma 12>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
i2s2: i2s2@100e0000 {
|
||
|
|
compatible = "rockchip,rk3228-i2s", "rockchip,rk3066-i2s";
|
||
|
|
reg = <0x100e0000 0x4000>;
|
||
|
|
interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
clock-names = "i2s_clk", "i2s_hclk";
|
||
|
|
clocks = <&cru SCLK_I2S2>, <&cru HCLK_I2S2_2CH>;
|
||
|
|
dmas = <&pdma 0>, <&pdma 1>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
grf: syscon@11000000 {
|
||
|
|
u-boot,dm-pre-reloc;
|
||
|
|
compatible = "rockchip,rk3228-grf", "syscon";
|
||
|
|
reg = <0x11000000 0x1000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart0: serial@11010000 {
|
||
|
|
compatible = "snps,dw-apb-uart";
|
||
|
|
reg = <0x11010000 0x100>;
|
||
|
|
interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clock-frequency = <24000000>;
|
||
|
|
clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
|
||
|
|
clock-names = "baudclk", "apb_pclk";
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>;
|
||
|
|
reg-shift = <2>;
|
||
|
|
reg-io-width = <4>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
uart1: serial@11020000 {
|
||
|
|
compatible = "snps,dw-apb-uart";
|
||
|
|
reg = <0x11020000 0x100>;
|
||
|
|
interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clock-frequency = <24000000>;
|
||
|
|
clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
|
||
|
|
clock-names = "baudclk", "apb_pclk";
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&uart1_xfer>;
|
||
|
|
reg-shift = <2>;
|
||
|
|
reg-io-width = <4>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
uart2: serial@11030000 {
|
||
|
|
compatible = "snps,dw-apb-uart";
|
||
|
|
reg = <0x11030000 0x100>;
|
||
|
|
interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clock-frequency = <24000000>;
|
||
|
|
clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;
|
||
|
|
clock-names = "baudclk", "apb_pclk";
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&uart2_xfer>;
|
||
|
|
reg-shift = <2>;
|
||
|
|
reg-io-width = <4>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c0: i2c@11050000 {
|
||
|
|
compatible = "rockchip,rk3228-i2c";
|
||
|
|
reg = <0x11050000 0x1000>;
|
||
|
|
interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
clock-names = "i2c";
|
||
|
|
clocks = <&cru PCLK_I2C0>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&i2c0_xfer>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c1: i2c@11060000 {
|
||
|
|
compatible = "rockchip,rk3228-i2c";
|
||
|
|
reg = <0x11060000 0x1000>;
|
||
|
|
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
clock-names = "i2c";
|
||
|
|
clocks = <&cru PCLK_I2C1>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&i2c1_xfer>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c2: i2c@11070000 {
|
||
|
|
compatible = "rockchip,rk3228-i2c";
|
||
|
|
reg = <0x11070000 0x1000>;
|
||
|
|
interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
clock-names = "i2c";
|
||
|
|
clocks = <&cru PCLK_I2C2>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&i2c2_xfer>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c3: i2c@11080000 {
|
||
|
|
compatible = "rockchip,rk3228-i2c";
|
||
|
|
reg = <0x11080000 0x1000>;
|
||
|
|
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
clock-names = "i2c";
|
||
|
|
clocks = <&cru PCLK_I2C3>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&i2c3_xfer>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
pwm0: pwm@110b0000 {
|
||
|
|
compatible = "rockchip,rk3288-pwm";
|
||
|
|
reg = <0x110b0000 0x10>;
|
||
|
|
#pwm-cells = <3>;
|
||
|
|
clocks = <&cru PCLK_PWM>;
|
||
|
|
clock-names = "pwm";
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pwm0_pin>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
pwm1: pwm@110b0010 {
|
||
|
|
compatible = "rockchip,rk3288-pwm";
|
||
|
|
reg = <0x110b0010 0x10>;
|
||
|
|
#pwm-cells = <3>;
|
||
|
|
clocks = <&cru PCLK_PWM>;
|
||
|
|
clock-names = "pwm";
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pwm1_pin>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
pwm2: pwm@110b0020 {
|
||
|
|
compatible = "rockchip,rk3288-pwm";
|
||
|
|
reg = <0x110b0020 0x10>;
|
||
|
|
#pwm-cells = <3>;
|
||
|
|
clocks = <&cru PCLK_PWM>;
|
||
|
|
clock-names = "pwm";
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pwm2_pin>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
pwm3: pwm@110b0030 {
|
||
|
|
compatible = "rockchip,rk3288-pwm";
|
||
|
|
reg = <0x110b0030 0x10>;
|
||
|
|
#pwm-cells = <2>;
|
||
|
|
clocks = <&cru PCLK_PWM>;
|
||
|
|
clock-names = "pwm";
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pwm3_pin>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
timer: timer@110c0000 {
|
||
|
|
compatible = "rockchip,rk3288-timer";
|
||
|
|
reg = <0x110c0000 0x20>;
|
||
|
|
interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&xin24m>, <&cru PCLK_TIMER>;
|
||
|
|
clock-names = "timer", "pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
cru: clock-controller@110e0000 {
|
||
|
|
u-boot,dm-pre-reloc;
|
||
|
|
compatible = "rockchip,rk3228-cru";
|
||
|
|
reg = <0x110e0000 0x1000>;
|
||
|
|
rockchip,grf = <&grf>;
|
||
|
|
#clock-cells = <1>;
|
||
|
|
#reset-cells = <1>;
|
||
|
|
assigned-clocks = <&cru PLL_GPLL>;
|
||
|
|
assigned-clock-rates = <594000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
thermal-zones {
|
||
|
|
cpu_thermal: cpu-thermal {
|
||
|
|
polling-delay-passive = <100>; /* milliseconds */
|
||
|
|
polling-delay = <5000>; /* milliseconds */
|
||
|
|
|
||
|
|
thermal-sensors = <&tsadc 0>;
|
||
|
|
|
||
|
|
trips {
|
||
|
|
cpu_alert0: cpu_alert0 {
|
||
|
|
temperature = <70000>; /* millicelsius */
|
||
|
|
hysteresis = <2000>; /* millicelsius */
|
||
|
|
type = "passive";
|
||
|
|
};
|
||
|
|
cpu_alert1: cpu_alert1 {
|
||
|
|
temperature = <75000>; /* millicelsius */
|
||
|
|
hysteresis = <2000>; /* millicelsius */
|
||
|
|
type = "passive";
|
||
|
|
};
|
||
|
|
cpu_crit: cpu_crit {
|
||
|
|
temperature = <90000>; /* millicelsius */
|
||
|
|
hysteresis = <2000>; /* millicelsius */
|
||
|
|
type = "critical";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
cooling-maps {
|
||
|
|
map0 {
|
||
|
|
trip = <&cpu_alert0>;
|
||
|
|
cooling-device =
|
||
|
|
<&cpu0 THERMAL_NO_LIMIT 6>;
|
||
|
|
};
|
||
|
|
map1 {
|
||
|
|
trip = <&cpu_alert1>;
|
||
|
|
cooling-device =
|
||
|
|
<&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
tsadc: tsadc@11150000 {
|
||
|
|
compatible = "rockchip,rk3228-tsadc";
|
||
|
|
reg = <0x11150000 0x100>;
|
||
|
|
interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&cru SCLK_TSADC>, <&cru PCLK_TSADC>;
|
||
|
|
clock-names = "tsadc", "apb_pclk";
|
||
|
|
resets = <&cru SRST_TSADC>;
|
||
|
|
reset-names = "tsadc-apb";
|
||
|
|
pinctrl-names = "init", "default", "sleep";
|
||
|
|
pinctrl-0 = <&otp_gpio>;
|
||
|
|
pinctrl-1 = <&otp_out>;
|
||
|
|
pinctrl-2 = <&otp_gpio>;
|
||
|
|
#thermal-sensor-cells = <0>;
|
||
|
|
rockchip,hw-tshut-temp = <95000>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
sdmmc: dwmmc@30000000 {
|
||
|
|
compatible = "rockchip,rk3228-dw-mshc", "rockchip,rk3288-dw-mshc";
|
||
|
|
reg = <0x30000000 0x4000>;
|
||
|
|
max-frequency = <150000000>;
|
||
|
|
interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>,
|
||
|
|
<&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>;
|
||
|
|
clock-names = "biu", "ciu", "ciu_drv", "ciu_sample";
|
||
|
|
fifo-depth = <0x100>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_bus4>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
sdio: dwmmc@30010000 {
|
||
|
|
compatible = "rockchip,rk3228-dw-mshc", "rockchip,rk3288-dw-mshc";
|
||
|
|
reg = <0x30010000 0x4000>;
|
||
|
|
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
|
||
|
|
<&cru SCLK_SDIO_DRV>, <&cru SCLK_SDIO_SAMPLE>;
|
||
|
|
clock-names = "biu", "ciu", "ciu_drv", "ciu_sample";
|
||
|
|
fifo-depth = <0x100>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&sdio_clk &sdio_cmd &sdio_bus4>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
emmc: dwmmc@30020000 {
|
||
|
|
compatible = "rockchip,rk3288-dw-mshc";
|
||
|
|
reg = <0x30020000 0x4000>;
|
||
|
|
max-frequency = <150000000>;
|
||
|
|
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>,
|
||
|
|
<&cru SCLK_EMMC_DRV>, <&cru SCLK_EMMC_SAMPLE>;
|
||
|
|
clock-names = "biu", "ciu", "ciu_drv", "ciu_sample";
|
||
|
|
bus-width = <8>;
|
||
|
|
default-sample-phase = <158>;
|
||
|
|
num-slots = <1>;
|
||
|
|
fifo-depth = <0x100>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&emmc_clk &emmc_cmd &emmc_bus8>;
|
||
|
|
resets = <&cru SRST_EMMC>;
|
||
|
|
reset-names = "reset";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
usb20_otg: usb@30040000 {
|
||
|
|
compatible = "rockchip,rk3229-usb", "rockchip,rk3288-usb",
|
||
|
|
"snps,dwc2";
|
||
|
|
reg = <0x30040000 0x40000>;
|
||
|
|
interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
hnp-srp-disable;
|
||
|
|
dr_mode = "otg";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
gmac: ethernet@30200000 {
|
||
|
|
compatible = "rockchip,rk3228-gmac";
|
||
|
|
reg = <0x30200000 0x10000>;
|
||
|
|
interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-names = "macirq";
|
||
|
|
clocks = <&cru SCLK_MAC>, <&cru SCLK_MAC_RX>,
|
||
|
|
<&cru SCLK_MAC_TX>, <&cru SCLK_MAC_REF>,
|
||
|
|
<&cru SCLK_MAC_REFOUT>, <&cru ACLK_GMAC>,
|
||
|
|
<&cru PCLK_GMAC>;
|
||
|
|
clock-names = "stmmaceth", "mac_clk_rx",
|
||
|
|
"mac_clk_tx", "clk_mac_ref",
|
||
|
|
"clk_mac_refout", "aclk_mac",
|
||
|
|
"pclk_mac";
|
||
|
|
resets = <&cru SRST_GMAC>;
|
||
|
|
reset-names = "stmmaceth";
|
||
|
|
rockchip,grf = <&grf>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
gic: interrupt-controller@32010000 {
|
||
|
|
compatible = "arm,gic-400";
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <3>;
|
||
|
|
#address-cells = <0>;
|
||
|
|
|
||
|
|
reg = <0x32011000 0x1000>,
|
||
|
|
<0x32012000 0x2000>,
|
||
|
|
<0x32014000 0x2000>,
|
||
|
|
<0x32016000 0x2000>;
|
||
|
|
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl: pinctrl {
|
||
|
|
compatible = "rockchip,rk3228-pinctrl";
|
||
|
|
rockchip,grf = <&grf>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges;
|
||
|
|
|
||
|
|
gpio0: gpio0@11110000 {
|
||
|
|
compatible = "rockchip,gpio-bank";
|
||
|
|
reg = <0x11110000 0x100>;
|
||
|
|
interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&cru PCLK_GPIO0>;
|
||
|
|
|
||
|
|
gpio-controller;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
gpio1: gpio1@11120000 {
|
||
|
|
compatible = "rockchip,gpio-bank";
|
||
|
|
reg = <0x11120000 0x100>;
|
||
|
|
interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&cru PCLK_GPIO1>;
|
||
|
|
|
||
|
|
gpio-controller;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
gpio2: gpio2@11130000 {
|
||
|
|
compatible = "rockchip,gpio-bank";
|
||
|
|
reg = <0x11130000 0x100>;
|
||
|
|
interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&cru PCLK_GPIO2>;
|
||
|
|
|
||
|
|
gpio-controller;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
gpio3: gpio3@11140000 {
|
||
|
|
compatible = "rockchip,gpio-bank";
|
||
|
|
reg = <0x11140000 0x100>;
|
||
|
|
interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&cru PCLK_GPIO3>;
|
||
|
|
|
||
|
|
gpio-controller;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pcfg_pull_up: pcfg-pull-up {
|
||
|
|
bias-pull-up;
|
||
|
|
};
|
||
|
|
|
||
|
|
pcfg_pull_down: pcfg-pull-down {
|
||
|
|
bias-pull-down;
|
||
|
|
};
|
||
|
|
|
||
|
|
pcfg_pull_none: pcfg-pull-none {
|
||
|
|
bias-disable;
|
||
|
|
};
|
||
|
|
|
||
|
|
pcfg_pull_none_drv_12ma: pcfg-pull-none-drv-12ma {
|
||
|
|
drive-strength = <12>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sdmmc {
|
||
|
|
sdmmc_clk: sdmmc-clk {
|
||
|
|
rockchip,pins = <1 16 RK_FUNC_1 &pcfg_pull_none_drv_12ma>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sdmmc_cmd: sdmmc-cmd {
|
||
|
|
rockchip,pins = <1 15 RK_FUNC_1 &pcfg_pull_none_drv_12ma>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sdmmc_bus4: sdmmc-bus4 {
|
||
|
|
rockchip,pins = <1 18 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<1 19 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<1 20 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<1 21 RK_FUNC_1 &pcfg_pull_none_drv_12ma>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
sdio {
|
||
|
|
sdio_clk: sdio-clk {
|
||
|
|
rockchip,pins = <3 0 RK_FUNC_1 &pcfg_pull_none_drv_12ma>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sdio_cmd: sdio-cmd {
|
||
|
|
rockchip,pins = <3 1 RK_FUNC_1 &pcfg_pull_none_drv_12ma>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sdio_bus4: sdio-bus4 {
|
||
|
|
rockchip,pins = <3 2 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<3 3 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<3 4 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<3 5 RK_FUNC_1 &pcfg_pull_none_drv_12ma>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
emmc {
|
||
|
|
emmc_clk: emmc-clk {
|
||
|
|
rockchip,pins = <2 RK_PA7 RK_FUNC_2 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
|
||
|
|
emmc_cmd: emmc-cmd {
|
||
|
|
rockchip,pins = <1 RK_PC6 RK_FUNC_2 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
|
||
|
|
emmc_bus8: emmc-bus8 {
|
||
|
|
rockchip,pins = <1 RK_PD0 RK_FUNC_2 &pcfg_pull_none>,
|
||
|
|
<1 RK_PD1 RK_FUNC_2 &pcfg_pull_none>,
|
||
|
|
<1 RK_PD2 RK_FUNC_2 &pcfg_pull_none>,
|
||
|
|
<1 RK_PD3 RK_FUNC_2 &pcfg_pull_none>,
|
||
|
|
<1 RK_PD4 RK_FUNC_2 &pcfg_pull_none>,
|
||
|
|
<1 RK_PD5 RK_FUNC_2 &pcfg_pull_none>,
|
||
|
|
<1 RK_PD6 RK_FUNC_2 &pcfg_pull_none>,
|
||
|
|
<1 RK_PD7 RK_FUNC_2 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
gmac {
|
||
|
|
rgmii_pins: rgmii-pins {
|
||
|
|
rockchip,pins = <2 RK_PB6 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PB4 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PD1 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PC3 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<2 RK_PC2 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<2 RK_PC6 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<2 RK_PC7 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<2 RK_PB1 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<2 RK_PB5 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<2 RK_PC1 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PC0 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PC5 RK_FUNC_2 &pcfg_pull_none>,
|
||
|
|
<2 RK_PC4 RK_FUNC_2 &pcfg_pull_none>,
|
||
|
|
<2 RK_PB3 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PB0 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
|
||
|
|
rmii_pins: rmii-pins {
|
||
|
|
rockchip,pins = <2 RK_PB6 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PB4 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PD1 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PC3 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<2 RK_PC2 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<2 RK_PB5 RK_FUNC_1 &pcfg_pull_none_drv_12ma>,
|
||
|
|
<2 RK_PC1 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PC0 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PB0 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PB7 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
|
||
|
|
phy_pins: phy-pins {
|
||
|
|
rockchip,pins = <2 RK_PB6 RK_FUNC_2 &pcfg_pull_none>,
|
||
|
|
<2 RK_PB0 RK_FUNC_2 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c0 {
|
||
|
|
i2c0_xfer: i2c0-xfer {
|
||
|
|
rockchip,pins = <0 RK_PA0 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<0 RK_PA1 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c1 {
|
||
|
|
i2c1_xfer: i2c1-xfer {
|
||
|
|
rockchip,pins = <0 RK_PA2 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<0 RK_PA3 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c2 {
|
||
|
|
i2c2_xfer: i2c2-xfer {
|
||
|
|
rockchip,pins = <2 RK_PC4 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PC5 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c3 {
|
||
|
|
i2c3_xfer: i2c3-xfer {
|
||
|
|
rockchip,pins = <0 RK_PA6 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<0 RK_PA7 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
i2s1 {
|
||
|
|
i2s1_bus: i2s1-bus {
|
||
|
|
rockchip,pins = <0 RK_PB0 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<0 RK_PB1 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<0 RK_PB3 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<0 RK_PB4 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<0 RK_PB5 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<0 RK_PB6 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<1 RK_PA2 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<1 RK_PA4 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<1 RK_PA5 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
pwm0 {
|
||
|
|
pwm0_pin: pwm0-pin {
|
||
|
|
rockchip,pins = <3 RK_PC5 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
pwm1 {
|
||
|
|
pwm1_pin: pwm1-pin {
|
||
|
|
rockchip,pins = <0 RK_PD6 RK_FUNC_2 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
pwm2 {
|
||
|
|
pwm2_pin: pwm2-pin {
|
||
|
|
rockchip,pins = <1 RK_PB4 RK_FUNC_2 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
pwm3 {
|
||
|
|
pwm3_pin: pwm3-pin {
|
||
|
|
rockchip,pins = <1 RK_PB3 RK_FUNC_2 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
tsadc {
|
||
|
|
otp_gpio: otp-gpio {
|
||
|
|
rockchip,pins = <0 RK_PD0 RK_FUNC_GPIO &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
|
||
|
|
otp_out: otp-out {
|
||
|
|
rockchip,pins = <0 RK_PD0 RK_FUNC_2 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
uart0 {
|
||
|
|
uart0_xfer: uart0-xfer {
|
||
|
|
rockchip,pins = <2 RK_PD2 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<2 RK_PD3 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart0_cts: uart0-cts {
|
||
|
|
rockchip,pins = <2 RK_PD5 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart0_rts: uart0-rts {
|
||
|
|
rockchip,pins = <0 RK_PC1 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
uart1 {
|
||
|
|
uart1_xfer: uart1-xfer {
|
||
|
|
rockchip,pins = <1 RK_PB1 RK_FUNC_1 &pcfg_pull_none>,
|
||
|
|
<1 RK_PB2 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart1_cts: uart1-cts {
|
||
|
|
rockchip,pins = <1 RK_PB0 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart1_rts: uart1-rts {
|
||
|
|
rockchip,pins = <1 RK_PB3 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
uart2 {
|
||
|
|
uart2_xfer: uart2-xfer {
|
||
|
|
rockchip,pins = <1 RK_PC2 RK_FUNC_2 &pcfg_pull_none>,
|
||
|
|
<1 RK_PC3 RK_FUNC_2 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart2_cts: uart2-cts {
|
||
|
|
rockchip,pins = <0 RK_PD1 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart2_rts: uart2-rts {
|
||
|
|
rockchip,pins = <0 RK_PD0 RK_FUNC_1 &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
dmc: dmc@11200000 {
|
||
|
|
u-boot,dm-pre-reloc;
|
||
|
|
compatible = "rockchip,rk3228-dmc", "syscon";
|
||
|
|
rockchip,cru = <&cru>;
|
||
|
|
rockchip,grf = <&grf>;
|
||
|
|
rockchip,msch = <&service_msch>;
|
||
|
|
reg = <0x11200000 0x3fc
|
||
|
|
0x12000000 0x400>;
|
||
|
|
rockchip,sram = <&ddr_sram>;
|
||
|
|
};
|
||
|
|
|
||
|
|
service_msch: syscon@31090000 {
|
||
|
|
u-boot,dm-pre-reloc;
|
||
|
|
compatible = "rockchip,rk3228-msch", "syscon";
|
||
|
|
reg = <0x31090000 0x2000>;
|
||
|
|
};
|
||
|
|
};
|