122 lines
3.6 KiB
Text
122 lines
3.6 KiB
Text
|
// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
|
||
|
|
/*
|
||
|
|
* Copyright (C) 2018, STMicroelectronics - All Rights Reserved
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* STM32MP157C ED1 and ED2 BOARD configuration
|
||
|
|
* 2x DDR3L 4Gb each, 16-bit, 533MHz, Single Die Package in flyby topology.
|
||
|
|
* Reference used NT5CC256M16DP-DI from NANYA
|
||
|
|
*
|
||
|
|
* DDR type / Platform DDR3/3L
|
||
|
|
* freq 533MHz
|
||
|
|
* width 32
|
||
|
|
* datasheet 0 = MT41J256M16-187 / DDR3-1066 bin G
|
||
|
|
* DDR density 8
|
||
|
|
* timing mode optimized
|
||
|
|
* Scheduling/QoS options : type = 2
|
||
|
|
* address mapping : RBC
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define DDR_MEM_NAME "DDR3-1066 bin G 2x4Gb 533MHz v1.36"
|
||
|
|
#define DDR_MEM_SPEED 533
|
||
|
|
#define DDR_MEM_SIZE 0x40000000
|
||
|
|
|
||
|
|
#define DDR_MSTR 0x00040401
|
||
|
|
#define DDR_MRCTRL0 0x00000010
|
||
|
|
#define DDR_MRCTRL1 0x00000000
|
||
|
|
#define DDR_DERATEEN 0x00000000
|
||
|
|
#define DDR_DERATEINT 0x00800000
|
||
|
|
#define DDR_PWRCTL 0x00000000
|
||
|
|
#define DDR_PWRTMG 0x00400010
|
||
|
|
#define DDR_HWLPCTL 0x00000000
|
||
|
|
#define DDR_RFSHCTL0 0x00210000
|
||
|
|
#define DDR_RFSHCTL3 0x00000000
|
||
|
|
#define DDR_RFSHTMG 0x0081008B
|
||
|
|
#define DDR_CRCPARCTL0 0x00000000
|
||
|
|
#define DDR_DRAMTMG0 0x121B2414
|
||
|
|
#define DDR_DRAMTMG1 0x000A041C
|
||
|
|
#define DDR_DRAMTMG2 0x0608090F
|
||
|
|
#define DDR_DRAMTMG3 0x0050400C
|
||
|
|
#define DDR_DRAMTMG4 0x08040608
|
||
|
|
#define DDR_DRAMTMG5 0x06060403
|
||
|
|
#define DDR_DRAMTMG6 0x02020002
|
||
|
|
#define DDR_DRAMTMG7 0x00000202
|
||
|
|
#define DDR_DRAMTMG8 0x00001005
|
||
|
|
#define DDR_DRAMTMG14 0x000000A0
|
||
|
|
#define DDR_ZQCTL0 0xC2000040
|
||
|
|
#define DDR_DFITMG0 0x02060105
|
||
|
|
#define DDR_DFITMG1 0x00000202
|
||
|
|
#define DDR_DFILPCFG0 0x07000000
|
||
|
|
#define DDR_DFIUPD0 0xC0400003
|
||
|
|
#define DDR_DFIUPD1 0x00000000
|
||
|
|
#define DDR_DFIUPD2 0x00000000
|
||
|
|
#define DDR_DFIPHYMSTR 0x00000000
|
||
|
|
#define DDR_ADDRMAP1 0x00080808
|
||
|
|
#define DDR_ADDRMAP2 0x00000000
|
||
|
|
#define DDR_ADDRMAP3 0x00000000
|
||
|
|
#define DDR_ADDRMAP4 0x00001F1F
|
||
|
|
#define DDR_ADDRMAP5 0x07070707
|
||
|
|
#define DDR_ADDRMAP6 0x0F070707
|
||
|
|
#define DDR_ADDRMAP9 0x00000000
|
||
|
|
#define DDR_ADDRMAP10 0x00000000
|
||
|
|
#define DDR_ADDRMAP11 0x00000000
|
||
|
|
#define DDR_ODTCFG 0x06000600
|
||
|
|
#define DDR_ODTMAP 0x00000001
|
||
|
|
#define DDR_SCHED 0x00001201
|
||
|
|
#define DDR_SCHED1 0x00000000
|
||
|
|
#define DDR_PERFHPR1 0x01000001
|
||
|
|
#define DDR_PERFLPR1 0x08000200
|
||
|
|
#define DDR_PERFWR1 0x08000400
|
||
|
|
#define DDR_DBG0 0x00000000
|
||
|
|
#define DDR_DBG1 0x00000000
|
||
|
|
#define DDR_DBGCMD 0x00000000
|
||
|
|
#define DDR_POISONCFG 0x00000000
|
||
|
|
#define DDR_PCCFG 0x00000010
|
||
|
|
#define DDR_PCFGR_0 0x00010000
|
||
|
|
#define DDR_PCFGW_0 0x00000000
|
||
|
|
#define DDR_PCFGQOS0_0 0x02100B03
|
||
|
|
#define DDR_PCFGQOS1_0 0x00800100
|
||
|
|
#define DDR_PCFGWQOS0_0 0x01100B03
|
||
|
|
#define DDR_PCFGWQOS1_0 0x01000200
|
||
|
|
#define DDR_PCFGR_1 0x00010000
|
||
|
|
#define DDR_PCFGW_1 0x00000000
|
||
|
|
#define DDR_PCFGQOS0_1 0x02100B03
|
||
|
|
#define DDR_PCFGQOS1_1 0x00800100
|
||
|
|
#define DDR_PCFGWQOS0_1 0x01100B03
|
||
|
|
#define DDR_PCFGWQOS1_1 0x01000200
|
||
|
|
#define DDR_PGCR 0x01442E02
|
||
|
|
#define DDR_PTR0 0x0022AA5B
|
||
|
|
#define DDR_PTR1 0x04841104
|
||
|
|
#define DDR_PTR2 0x042DA068
|
||
|
|
#define DDR_ACIOCR 0x10400812
|
||
|
|
#define DDR_DXCCR 0x00000C40
|
||
|
|
#define DDR_DSGCR 0xF200001F
|
||
|
|
#define DDR_DCR 0x0000000B
|
||
|
|
#define DDR_DTPR0 0x38D488D0
|
||
|
|
#define DDR_DTPR1 0x098B00D8
|
||
|
|
#define DDR_DTPR2 0x10023600
|
||
|
|
#define DDR_MR0 0x00000840
|
||
|
|
#define DDR_MR1 0x00000000
|
||
|
|
#define DDR_MR2 0x00000208
|
||
|
|
#define DDR_MR3 0x00000000
|
||
|
|
#define DDR_ODTCR 0x00010000
|
||
|
|
#define DDR_ZQ0CR1 0x0000005B
|
||
|
|
#define DDR_DX0GCR 0x0000CE81
|
||
|
|
#define DDR_DX0DLLCR 0x40000000
|
||
|
|
#define DDR_DX0DQTR 0xFFFFFFFF
|
||
|
|
#define DDR_DX0DQSTR 0x3DB02000
|
||
|
|
#define DDR_DX1GCR 0x0000CE81
|
||
|
|
#define DDR_DX1DLLCR 0x40000000
|
||
|
|
#define DDR_DX1DQTR 0xFFFFFFFF
|
||
|
|
#define DDR_DX1DQSTR 0x3DB02000
|
||
|
|
#define DDR_DX2GCR 0x0000CE81
|
||
|
|
#define DDR_DX2DLLCR 0x40000000
|
||
|
|
#define DDR_DX2DQTR 0xFFFFFFFF
|
||
|
|
#define DDR_DX2DQSTR 0x3DB02000
|
||
|
|
#define DDR_DX3GCR 0x0000CE81
|
||
|
|
#define DDR_DX3DLLCR 0x40000000
|
||
|
|
#define DDR_DX3DQTR 0xFFFFFFFF
|
||
|
|
#define DDR_DX3DQSTR 0x3DB02000
|
||
|
|
|
||
|
|
#include "stm32mp15-ddr.dtsi"
|