mirror of
https://git.suyu.dev/suyu/suyu
synced 2024-11-01 21:07:52 +00:00
shader_decode: Implement FADD32I
This commit is contained in:
parent
c9b2a1b051
commit
ea358bd4bf
1 changed files with 12 additions and 0 deletions
|
@ -31,6 +31,18 @@ u32 ShaderIR::DecodeArithmeticImmediate(BasicBlock& bb, u32 pc) {
|
||||||
SetRegister(bb, instr.gpr0, value);
|
SetRegister(bb, instr.gpr0, value);
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
case OpCode::Id::FADD32I: {
|
||||||
|
UNIMPLEMENTED_IF_MSG(instr.op_32.generates_cc,
|
||||||
|
"Condition codes generation in FADD32I is not implemented");
|
||||||
|
const Node op_a = GetOperandAbsNegFloat(GetRegister(instr.gpr8), instr.fadd32i.abs_a,
|
||||||
|
instr.fadd32i.negate_a);
|
||||||
|
const Node op_b = GetOperandAbsNegFloat(GetImmediate32(instr), instr.fadd32i.abs_b,
|
||||||
|
instr.fadd32i.negate_b);
|
||||||
|
|
||||||
|
const Node value = Operation(OperationCode::FAdd, PRECISE, op_a, op_b);
|
||||||
|
SetRegister(bb, instr.gpr0, value);
|
||||||
|
break;
|
||||||
|
}
|
||||||
default:
|
default:
|
||||||
UNIMPLEMENTED_MSG("Unhandled arithmetic immediate instruction: {}",
|
UNIMPLEMENTED_MSG("Unhandled arithmetic immediate instruction: {}",
|
||||||
opcode->get().GetName());
|
opcode->get().GetName());
|
||||||
|
|
Loading…
Reference in a new issue